

ELECTRONIC ACCORDION

DIGISYZER

Serial No 310908
Made by → K HW ~~FF~~
HI



EXCELSIOR

service manual

CONTENTS

		Page
1.	Printed Circuit Boards Guide	4
2.	Semiconductor List	5
3.	Accordion Connector Layout	6
4.	Box Connector Layout	7
5.	Electronic Accordion DIGISYZER Block Diagram	8
6.	Print Board Layout	9
7.	Treble Keyboard Circuits < SW-98> < SW-99>	10
8.	Bass & Chord Keyboard, Volume & Sustain Control, Treble MIC & Multiplexer Circuits < SW-100> < ACD-01> < ACD-02>	12
9.	Tone Effect Push Button & Tone Effect Lighted Push Button Circuits < SW-101> < SW-102>	14
10.	Key Scanning Decoder (for Accordion) < ACD-03>	16
11.	Key Scanning Decoder (for Box) < ACD-04>	18
12.	Mixing Circuits < MIX-21>	20
13.	Box Panel Circuits < SW-103>	22
14.	Muting Relay Circuits < HT-14>	23
15.	Rhythm Tone Generator Circuits < ELC-26>	24
16.	Electro Chord & Auto Arpeggio Circuits < ELC-27>	26
17.	Ensemble Circuits < ST-11>	28
18.	KDA. TC. ACB Circuits < DTS-01>	30
19.	TC. ADSR. FNG. Circuits < DTS-02>	34
20.	Master OSC. HCC. WFG Circuits < DTS-03>	38
21.	NR Circuits < DTS-04>	42
22.	DAC & Filter Circuits for Treble, Chord Flute & Bass < DTS-05>	46
23.	DAC & Filter Circuits for Synthe Sound < DTS-06>	48
24.	DAC & Filter Circuits for Preset Percussion & String Ensemble < DTS-06>	50
25.	DAC & Filter Circuits for Treble, Chord Strings & String Ensemble < DTS-06>	52
26.	Mother Board < MB-03>	54
27.	Power Supply Circuits < PS-32>	56


1. PRINTED CIRCUIT BOARDS GUIDE

P.C.B. Name	Description	Code NO	Page
SW-98	Treble Key Board Circuits Piano Accordion	94450	10
-99 Button Accordion (For Italy Type)	94460	10
"	(For Norway Type)	"	10
SW-100	Bass & Chord Key Board Circuits	94470	12
ACD-01	Volume & Sustain Control Circuits	32276	12
ACD-02	Treble MIC & Multiplexer Circuits	"	12
SW-101(1)	Tone effect push Button Circuits	"	14
SW-102(1)	Tone effect Lighted push Button Circuits	32274	14
ACD-03(1)	Key Scanning Decoder (For Accordion)	32273	16
ACD-04(1)	" (For Box)	32267	18
MIX-21(1)	Mixing Circuits	32268	20
SW-103(1)	Box Panel Circuits	32275	22
ELC-26(1)	Rhythm Tone Generator Circuits	32241	24
ELC-27(1)	Electro chord & Auto Arpeggio Circuits	32243	26
DTS-01(4)	Key Detect & Assignor, Timing Control, ACB Circuits	32263	30
-01(5)	" (For Canada, U.S.A.)	32283	30
DTS-02(1)	Timing Control, ADSR, Frequency Number Generator Circuits	32196	34
DTS-03(7)	Master OSC., Harmonic Coefficient Control, Wave Form Generator Circuits	32264	38
DTS-04(1)	Note Register & Noise Reduction Circuits	32203	42
DTS-05(2)	Digital Analog Converter & Filter Circuits (For Treble Chord Flute & Bass)	32206	46
DTS-06(1)	" (For Synth Sound)	32211	48
-06(3)	" (For Preset Percussion & String Ensemble)	32213	50
-06(4)	" (For Treble Chord Strings & String Ensemble)	32214	52
MB-03(1)	Mother Board	32266	54
MT-14(1)	Muting Relay Circuits	32287	23
PS-32(1)	Power Supply Circuits (For JAPAN)	32269	56
"(2)	" (For Europe Markets)	32270	56
"(3)	" (For Canada, U.S.A.)	32271	56
"(4)	" (For 110V/220V Markets)	32272	56
ST-11	Ensemble Circuits	32265	28

2. SEMICONDUCTORS LIST

Code No.	Name	Description							
IC	06025	CD4001BP	Quad 2-Input positive NOR Gate	06989	TC40H174P	Hex D-Type Flip-Flop (Silicon Monolithic)	06101	2SC536F	Si NPN:Planar Type Transistor
	06028	CD4051B	Single 8-channel Multiplexer/Demultiplexer	06990	TA75558P	Dual OP-Amp (Low Noise)	06102	2SA564R	Si PNP:Epitaxial Planar Type Transistor
	06029	CD4069	Hex Inverter	06981	MB2114A-15LM	N-Channel Silicon Gate MOS Memory: 4096 Bits Static RAM: (Access time:MAX 150ns)	06118	2SC2838	Si NPN:120W Type SiliconMold Transistor
	06031	CD4071B	Quad 2-Input OR Gate				06136	2SC536FNoise	Si NPN:Planar Type Transistor(Noise)
	06032	CD4081B	Quad 2-Input AND Gate				06139	2SD438E	Si NPN(Power Transistor) Epitaxial Planar Type Transistor
	06042	CD4013B	Dual D-Type Flip-Flop	06991	MBS4024B	7-Bit Ripple-Carry Binary Counter			
	06043	CD4019B	Quad AND-OR Select Gate	06992	MB84070B	Quad Exclusive-OR Gate	06147	2SB560E	Si NPN:Epitaxial Planar Type Transistor
	06051	CD4050B	Non Inverting Type Hex Buffer/Converters	06993	MB74LS161	Synchronous 4-Bit Binary Counter	06148	2SB507	Si NPN:Triple Diffused Planar Type Transistor
	06062	CD4028B	BCD-to-Decimal Decoder	06994	MB74LS175	Quad D-Type Flip-Flop With Common Direct Clear, Complementary Outputs	06151	2SA733P	Si PNP:Epitaxial Type Transistor
	06069	TL 082CP	J-FET Input OP-Amp				06152	2SC445P	Si NPN:Epitaxial Type Transistor
	06071	MN3009	256 Steps BBD	06996	MB74LS374	Octal Positive Edge-Triggered D-Type Flip-Flop with 3 State Outputs			
	06077	NJM4558DD	Dual OP-Amp						
	06080	CD4049B	Hex Inverter	06997	TA7630P	2-Channel DC Control IC			
	06086	MC-14066BB	Quad Bilateral Switches	06999	upc393	Dual Comparator			
	06903	CD4024B	7-stages Binary Counter	07004	upc7805	Voltage Regulator +5 V			
	06906	CD4053B	Triple 2-Channel Multiplexer/Demultiplexer	06074	upc7815	Voltage Regulator +15 V	Diode		
	06930	C-1555	Timer	07007	upc7905	Voltage Regulator -5 V			
	06933	upd8243C	I/O Expander	06083	upc7915	Voltage Regulator -15 V	06301	IS2473	Si Diode
	06934	T6118A	LSI for Rhythm Tone Generator	07006	TL321	Dual OP-AMP	06304	MI152	Si Rectifier
	06935	T6118B		06912	CD40174B	Hex D-Type Flip-Flop with Common Direct Clear	06348	DBA-60C-K15	Si Rectifier
	06937	BA6110	Voltage Controlled AMP				06349	DBA-100B	Si Rectifier
	06957	SN74LS04	Hex Inverter	07008	SN74LS174	Hex D-Type Flip-Flop with Common Direct Clear	06320	RM-IZ	Si Diode
	06958	MB74LS00	Quad 2-Input Positive NAND Gate						
	06959	MB74LS02	Quad 2-Input Positive NOR Gate	06016	RC4558DN	Dual OP-AMP	FET		
	06960	MR74LS08	Quad 2-Input Positive AND Gate	06054	CD4520B	Dual 4-Bit Up Counter			
	06961	MB74LS32	Quad 2-Input Positive OR Gate	06920	CA3280G	Dual Voltage Controlled AMP	06511	2SK44D	Si Type:N-Channel Junction Type FET
	06962	MB74LS74	Dual D-Type Positive-Edge Triggered Flip Flop	06921	RC4136	Quad OP-AMP	06537	2SK304E	Si Type:N-Channel Junction Type FET
	06965	MB74LS75	4-Bit Bistable Latch	83370 (1P08)	MB7054	P-ROM(1024*4)			
	06964	MB74LS86	Quad 2-Input Exclusive-OR Gate	83380 (1P09)	MB7054	P-ROM(1024*4)			
	06965	MB74LS138	3-Line to 8-Line Decoder/Demultiplexer	83390 (1P10)	MB7054	P-ROM(1024*4)			
	06966	MB74LS139	Quad 2-Line to 4-Line Decoder/Demultiplexer	83400 (1P11)	MB7054	P-ROM(1024*4)	Zenor Diode		
	06967	MB74LS157	Quad 2-Line to 1-Line Data Selector/Multiplexer (Non-Inverted Outputs)	83410 (1P12)	MB7054	P-ROM(10 4*4)			
	06968	MR74LS174	Hex D-Type Flip Flop With Common Direct Clear	83420 (1P13)	MB7054	P-ROM(1024*4)	06311	05z47Y	4.7V
	06969	MB74LS285	4-Bit Binary Full Adder with Fast Carry	83430 (1P14)	MB7054	P-ROM(1024*4)	06501	WZ-061	6V
	06970	MB74LS367	Hex Bus Driver (Non Inverted 3-State Outputs, 4-Line, 2-Line Enable Inputs)	83440 (1P15)	MB7054	P-ROM(1024*4)			
	06971	MB74LS368	Hex Bus Driver (Inverted 3-State Outputs, 4-Line, 2-Line Enable Inputs)	83450 (1P18)	MB8333	MASK ROM(4096*8)	Power Transformer		
	06972	MB62106C	LSI for T-C-2 Circuit	83460 (1P19)	MB8364	MASK ROM(8192*8)	11270	TSE-213D	for Japan
	06973	MB62107C	LSI for NR Circuit	83471 (1P20)	TMS2564	EP-ROM(8192*8)	11271	-213U	for Canada, U. S. A.
	06974	MB63104M	LSI for HCC Circuit			MASK ROM MB8364(Fujitsu) Compatible	11272	-213E	for 110V/220V Markets
	06975	MB63105C	LSI for TC-1 Circuit	83481 (1P21)	TMS2564	EP-ROM(8192*8)	11273	-213L	for Europe Markets
	06976	MB60119C	LSI for WFG Circuit	83520 (2P24)	TMS2564	MASK ROM MB8364(Fujitsu) Compatible			
	06977	MB60120C	LSI for FNG Circuit	83500 (2P22)	MBM2764	EP-ROM(8192*8)	Others		
	06978	MB60121C	LSI for ADSR Circuit				06513	MCD521A	Photo Coupler
	06979	MB60122C	LSI for WFG circuit				06534	SR503C	LED
	06980	MB2114A-10LM	N Channel Silicon Gate MOS Memory: 4096Bits Static Random Access				06550	TF-620N	SCR
	06982	MBS4011B	Quad 2-Input Nand Gate						
	06983	MB84013B	Dual D-Type Master Slave Flip Flop						
	06984	MBS4051B	Single 8-Channel Multiplexer/Demultiplexer						
	06985	MBS4053B	Triple 2-Channel Multiplexer/Demultiplexer						
	06986	upd8253C5	Programmable Interval Timer						
	06987	upd8039LC	1 chip 8 Bit Microcomputer						
	06988	upd780C-1	8Bit Microprocessors						



3. ACCORDION CONNECTOR LAYOUT



4. BOX CONNECTOR LAYOUT


1	2	3	4	5	6	7	8	9	10	11	12
1	2	3	4	5	6	7	8	9	10	11	12

SW-1P3 (1)





* In This Manual, The Following Terms Are The Same.

Accordion	Organ
Treble	Upper
Chord	Lower
Bass	Pedal
ECB #	ACB
Flute	Tibia
Synthe Sound	player Sound
Strings	orchestra





6. PRINT BOARDS LAYOUT.



PLUG and SOCKET CHART


Pin	FUNCTION	COLOR	Pin	FUNCTION	COLOR
1	+15V	RED	16	K0 Z1	Spinal RED
2	SB φ	BLACK	17	• Z2	• ORANGE
3	• 1	BROWN	18	• Z3	• YELLOW
4	• 2	RED	19	• Z4	• GREEN
5	• 3	ORANGE	20	• Z5	• BLUE
6	• 4	YELLOW	21	K0 16	• PURPLE
7	• 5	GREEN	22	• 11	• GRAY
8	• 6	BLUE	23	• 12	• WHITE
9	• 7	PURPLE	24	• 13	• PINK
10	AM φ	GRAY	25	+5V	BLUE
11	AMA I	WHITE	26	G	WHITE
12	• Z	PINK	27	MIC	BLUE
13	• 3	LIGHT GREEN	28	Shield	
14	ABS	Spinal BLACK			
15	K0 Zφ	• BROWN			

LOOKING AT PINS FROM FRONT



PLUG and SOCKET CHART


Pin	FUNCTION	COLOR	Pin	FUNCTION	COLOR
1	SUS. SW	BLACK	6	EXP-PEDAL	GREEN
2	GL2 SW	BROWN	7	+5V	BLUE
3	RHY. SW	RED	8	G	PURPLE
4	FILL SW	ORANGE	9	φ	GRAY
5	FILL RAMP	YELLOW			




EXPRESSION PEDAL BOX

7. TREBLE KEYBOARD CIRCUITS


PIANO ACCORDION <SW-98>






BUTTON ACCORDION - ITALY <SW-99>




BUTTON ACCORDION - NORWAY <SW-99>







8. BASS & CHORD KEYBOARD < SW-100 >






VOLUME & SUSTAIN CONTROL < ACD-01 >




TREBLE MIC & MULTIPLEXER CIRCUITS < ACD-02 >









9. TONE EFFECT PUSH BUTTON & TONE EFFECT LIGHTED PUSH BUTTON CIRCUITS

< SW-101 >




< SW-102 >








10 KEY SCANNING DECODER < ACD-03 >



1	K0 20	CNA 77	CNB01 15
2	K0 21		CNB01 16
3	K0 22		CNB01 17
4	K0 23		CNB01 18
5	K0 24		CNB01 19
6	K0 25		CNB01 20
7	K0 10		CNB01 21
8	K0 11		CNB01 22
9	K0 12		CNB01 23
10	K0 13		CNB01 24



11. KEY SCANNING DECODE (for Box) < ACD-04 >



21	CMB 02	KE 10	1
22	CVA 07	KE 11	2
23	CMB 02	KE 12	3
24	CMB 02	KE 13	4
15	CMB 02	KE 20	5
16	CMB 02	KE 21	6
17	CMB 02	KE 23	7
18	CMB 02	KE 24	8
19	CMB 02	KE 25	9
20	CMB 02	KE 26	10

1	Φ ₊	DCN 124	1
2	KE 0	DCN 124	2
3	KE 1	DCN 124	3
4	KE 2	DCN 124	4
5	KE 3	DCN 124	5
6	KE 4	DCN 124	6
7	KE 5	DCN 124	7
8	KE 6	DCN 124	8
9	KE 7	DCN 124	9
10	KLP 1	DCN 124	10

5	CVA 101	SCB 1	1
4	CVA 101	SCB 2	2
3	CVA 101	SCB 3	3
2	CVA 101	SCB 4	4
1	CVA 101	SCB 5	5
8	CVA 101	SCA 2A	6
7	CVA 101	SCA 2B	7
6	CVA 101	SCA 2C	8
5	CVA 101	SCA 2D	9


1	KLS 1	DCN 122	2
2	KLS 2	DCN 122	1
3	KLS 3	DCN 122	4
4	ENSE	CNA 112	1
5	RESE	CNA 114	7
6	CLOCK	DCN 124	8
7	CK	CNA 96	5

14	CNS 02	ADS	1
2	CNR 02	SB 0	2
3	CNB 02	SB 1	3
4	CNR 02	SB 2	4
5	CNB 02	SB 3	5
6	CNB 02	SB 4	6
7	CNB 02	SB 5	7
8	CNB 02	SB 6	8
9	CNB 02	SB 7	9


1	+5V	CNA 82	
2	+15V		
3	+15V		
4	+15V		
5	-15V		
6	GND		
7	GND		


4	CMB 03	FILL SW	1
1	DCN 125	FILL SW	2
5	CMB 03	RHT SW	3
3	CMB 03	RHT SW	4
2	CNR 03	ELI SW	5
1	CMB 03	SUS SW	6
		GND	7
		+5V	8
		+5V	9
		+5V	10
		+5V	11
		+5V	12

1	K12 0	DCN 103	1
2	K12 1	DCN 103	2
3	K12 2	DCN 103	3
4	K12 3	DCN 103	4
5	K12 4	DCN 103	5
6	K12 5	DCN 103	6
7	K12 6	DCN 103	7
8	K12 7	DCN 103	8




ACD-04 R47 LFO SPEED ADJ.






MIX-21


R 138	MIC VOLUME ADJ.
R 139	FLUTE OFFSET ADJ.
R 140	GEN(R) OFFSET ADJ.
R 141	GEN(L) OFFSET ADJ.
R 142	REV. VOLUME ADJ.
R 143	ARP. VOLUME ADJ.
R 144	ACC. VOLUME ADJ.
R 145	RHY. VOLUME ADJ.
R 146	BASS VOLUME ADJ.
R 147	ENS. BASS VOLUME ADJ.
R 148	CHO. STR. VOLUME ADJ.
R 149	CHO. FLUTE VOLUME ADJ.
R 150	TRE. STR. VOLUME ADJ.
R 151	TRE. FLUTE VOLUME ADJ.
R 152	P.PERCUS VOLUME ADJ.
R 153	SYN.SOUND VOLUME ADJ.




RC4136




RC4558



CA3280G



CD4520B





TRUTH TABLE



CLOCK	ENABLE	RESET	ACTION
0	1	0	Increment Counter
0	0	0	Increment Counter
1	X	0	No Change
X	1	0	No Change
1	0	0	No Change
1	1	0	No Change
X	X	1	01 when Q1 = 0

X = Invalid State 1 = High Level 0 = Low Level

13. BOX PANEL CIRCUITS < SW-103 >





14. MUTING RELAY CIRCUIT < HT-14 >



15. RHYTHM TONE GENERATOR CIRCUITS
ELC-26 (1)


* 1 Not Use





μPD8243C



■ I/O Expander Port




- P20~P23 : Input Output port (Port 2)
- P40~P43 : Input Output port (Port 4)
- P50~P53 : Input Output port (Port 5)
- P60~P63 : Input Output port (Port 6)
- P70~P73 : Input Output port (Port 7)
- CS : Chip Select
- PROG : Program pulse

■ BA6110

Voltage Controlled Amp.




■ NJM4558 DD
Dual OP-AMP




- Q1-Q5 : 2SC536
- Q6 : 2SA564
- Q7-Q20 : 2SK304E
- D1-D16 : 1S2473
- * 1 : Except ACCORDION
- * 2 : ACCORDION ONLY

16. ELECTRO CHORD & AUTO ARPEGGIO CIRCUITS
ELC-27 (1)





ELC-27(1)




E	VR. 1	LENGTH ADJ. FOR WOW GUITAR
L	VR. 2	DEPTH ADJ. FOR WOW GUITAR
C	VR. 3	VCA OFFSET ADJ.
I	VR. 4	PIANO VOLUME ADJ.
27	VR. 5	BANJO VOLUME ADJ.

R162 · R163 · R164 : 4.7 x 4
 R165 : 4.7K x 5
 D1 ~ D28 : 1S2473
 Q1 · Q2 : 2SC536
 Q3 ~ Q10 : 2SA564
 Q11 ~ Q15 : 2SK304




R162, R163, R164 : 4.7 x 4
 R165 : 4.7k x 5
 D1 ~ D28 : 1S2473
 Q1, Q2 : 2SC536
 Q3 ~ Q10 : 2SA564
 Q11 ~ Q15 : 2SK304

μPD8243C




P20 ~ P23 : Input Output port (Port 2)
 P40 ~ P43 : Input Output port (Port 4)
 P50 ~ P53 : Input Output port (Port 5)
 P60 ~ P63 : Input Output port (Port 6)
 P70 ~ P73 : Input Output port (Port 7)
 CS : Chip Select
 PROG : Program pulse

CD4001
 Quad 2-Input NOR Gate





Ex. $J = \overline{A+B}$

CD4050
 Hex Buffer/Converters




Vcc 1
 Vss 8
 NC 13,16


BA6110
 Voltage Controlled Amp.




CD4066
 Quad Bilateral Switch




17. ENSEMBLE CIRCUITS
ST-11 (3)






■ TC-1 Block




Data of KDA-RAM is sent to I 121. Data Signal (=DBφ ~ 3), which is desired for final calculation in each block of ADSR · FNG · HCC · WFG, is distributed through KT-RAM (I 124). Timing Signal (=KTAφ ~ 9) for data-distribution is emitted from I 121.

■ Address Selector Block



Since KDA-RAM is available for temporarily housing data of Manual-, Pedal-relationship and automatic accompaniment (E.C.B. III) function, selection of data is performed in this block. Control Signal (=SEL) for selection is made by using KDA-CPU's Signal (=MEMO, RFSH).


■ KDA-CPU · KDA-ROM · KDA-RAM · INPUT PORT · OUTPUT PORT BLOCK




KDA-ROM indicates KDA-CPU to output signals which are scanning the keyboard, PANEL and E.C.B. III sections. Then scanning pulse is output to the keyboard, PANEL and E.C.B. III section through OUTPUT PORT from KDA-CPU immediately. Condition data of these parts is put in to KDA-CPU through INPUT PORT. Data *1 (this is memorized in KDA-ROM in advance) relating to the signal that has a change of condition is written in KDA-RAM by indication of KDA-CPU.

- *1:
- Keyboard assignment (U: 8ch, L: 7ch, P: 1ch)
 - Data to decide the priority of tone and to select the effect of tone to be added
 - Content of organ preset
 - Data to an envelope
 - Data to be used in Sound System Block

■ ECB-CPU · ECB-ROM · ECB I/O PORT Block




ECB-CPU takes in necessary data (ex. Lower, Pedal key data and condition data of Arp. or Acc.: CPUDφ ~ 7) out of the data housed in KDA-RAM through ECB I/O Port. Dealing is performed on the basis of these data according to what ECB-ROM provides. ECB-ROM memorized in advance the pronouncing timing of Arp. Pattern or Acc. Pattern and outputs necessary data in accordance with Address Signal (=P2φ ~ 23, RD2, EDBφ ~ 7) coming from ECB-CPU. In turn, ECB-CPU puts in this data and outputs it to the circuit (ELC-26, 27, 40, 41) for automatic accompaniment (E.C.B. III).




*1.*2
Not Use

C2~4, 6~10, 13~15,
17, 19~42, 45~49,
:103




■ TC-2 Block

- Makes out the addresses of AC-RAM, AB-RAM, FC-RAM, FB-RAM and KNB-RAM by using the inside-counter.
- Output Data (ADA4 ~ 8) for Attack, Decay and Release Speed.
- Output Timing Signal (=ETCS) which is for transferring Effect Data (=DBφ ~ 3) to AC-RAM.
- Output RW Signal (=ABWE/A, B, C) of AB-RAM.




■ FNG · FC-RAM · F. NUMBER ROM · KNB-RAM · Key Data Control Block

- FNG Block sends out Address Signal (=FNAφ ~ 11) to read out the information (Frequency information responding to the depressed-key) inside F. Number ROM by using Key Note Information transferred from TC-1. F. Number ROM outputs the frequency information (=FDBφ ~ 3, FNDφ ~ 3) to FNG by FNAφ ~ 11 described above.
- FNG calculates the frequency information and another information (=FDBφ ~ 3) inputs from FC-RAM according to the formula and then outputs the result to FB-RAM. The signal resulting from the formula calculation is used as an address signal to read out the tone color wave-shape data.
- FC-RAM is used as a temporary memory to store the final calculated data of each channel of depressed-key in FNG. And FC-RAM outputs the Data to FNG when necessary.
- Concerning KNB-RAM Block, Key Note Data where tone is put into code from FNG is housed in the place of the Address Signal (=FBAφ ~ 9) from TC-2. In Key Data Control Block, Key Note Code Octave Shift is carried out by using KNDφ ~ 3 in order to select the filter that suits the tone tablet and depressed key.




■ FB-RAM · A-Series · BC-Series Block

Formula calculation result (=FDBφ ~ 11) from FNG is stored in the place of the Address (=FBAφ ~ 9) coming from TC-2. Read/Write is carried out according to FBWE Signal. Output to A-Series and BC-Series when it is in Read. At this time, distribution into A-Series or BC-Series is performed according to Latch Signal FLS/A or/BC.



■ AB-RAM · A-Series · B-Series · C-Series Block


Formula-calculation Data (=ABDφ ~ 7: Envelope Data) coming from ADSR is sent through 74LS367 to AB-RAM Block. Timing for writing-in RAM is made in TC-2. It is determined by ABWE/A, B, C. ADSR Data are therefore distributed into A-Series, B-Series and C-Series by this Signal. Data of A ~ H and a ~ h are sent out from AB-RAM to 74LS174 Latch circuit when ABWE/A, B, C is high level (which means read state).




■ ADSR · AC-RAM · ADSR DATA ROM Block

ADSR Block makes out Address Signal (=ADAφ ~ 9) to read out information inside ADSR DATA ROM by using DBφ ~ 3 (Key Note, Key ON-OFF etc.) sent from TC-1. ADSR Data ROM Block outputs the Data (=ADDφ ~ 3) to ADSR, which are ADSR SPEED, Phase information, ADSR Level data for changing the level of ADSR by depressed Key in range, etc. These Data are read out by using above Address Signal (ADAφ ~ 9) to read out the Address Signal ADA4 ~ 9; ADSR Speed, Attack, Release Phase information etc.) coming from TC-2. ADSR calculates the Data of ADDφ ~ 3 and the Date of ADBφ ~ 3 sent from AC-RAM and sends out the result to AB-RAM (=ABDφ ~ 7). AC-RAM Block is used as temporary memory of final value of formula-calculation which is stored in the place of Address Signal (=ACAφ ~ 9) made by TC-2 and is written by Write Signal (=ACWE) coming from ADSR.


MB 60121C
LSI for AD5R Circuit




MB 62106C
LSI for TC-2 Circuit



MB 60120C
LSI for FNG Circuit




MB 8333 (MOS MASK ROM)
4096 x 8 Bit Read Only Memory
MB 8532, i 2332/2732 : PIN Compatible




A₀ ~ A₁₁ : Address Input
O₀ ~ O₇ : Data Output
CE : Chip Enable
OE : Output Enable
Vcc : +5V
Vss : GND

MB 8333 (MOS MASK ROM)
4096 x 8 Bit Read Only Memory
MB 8532, i 2332/2732 : PIN Compatible



A₀ ~ A₁₁ : Address Input
O₀ ~ O₇ : Data Output
CE : Chip Enable
OE : Output Enable
Vcc : +5V
Vss : GND


MB 74LS367
Hex Bus Driver



INPUT		OUTPUT
C	A	Y
H	x	Z
L	L	L
L	H	H


Z: High Impedance

MB 7054 (Bipolar Memory)
4096 -Bit Bipolar Programmable
Read Only Memory (1024 x 4)
MB 7059 (Open Collector Output)
: PIN Compatible




A₀ ~ A₉ : Address Input
O₀ ~ O₃ : Data Output
CE₁, CE₂ : Chip Enable 1,2

MB 7054 (Bipolar Memory)
4096 -Bit Bipolar Programmable
Read Only Memory (1024 x 4)
MB 7059 (Open Collector Output)
: PIN Compatible




A₀ ~ A₉ : Address Input
O₀ ~ O₃ : Data Output
CE₁, CE₂ : Chip Enable 1,2

MB 74LS174
Hex D-Type Flip-Flop
with Common Direct Clear





INPUT		OUTPUT
CLEAR	CLOCK	Q
L	x	L
L	x	H
H	L	L
H	L	Q _i


MB 74LS32
Quadruple 2-Input
Positive-OR Gate



μPD 444C · MBM 2114A-10L/15L
4096 Bit Static CMOS RAM




MB 74LS157
Quadruple 2-Line to
1-Line Data Selector/
Multiplexer



INPUT		OUTPUT
G	S	Y
H	x	x
L	L	L
L	H	H
L	H	x
L	H	L

G: Strobe
S: Select


TC 40H174P
Hex D-Type Flip-Flop




INPUT		OUTPUT	
CLOCK	D _n	CLEAR	Q _n
L	H	H	H
L	L	H	L
*	*	L	No Change*
*	*	H	L

*: Don't Care

MB 74LS283
4-Bit Binary Full Adder



INPUT				OUTPUT			
A1	B1	A2	B2	S1	S2	C2	S3
L	L	L	L	L	L	L	L
L	L	L	H	L	L	L	L
L	L	H	L	L	L	L	L
L	L	H	H	L	L	L	L
L	H	L	L	L	L	L	L
L	H	L	H	L	L	L	L
L	H	H	L	L	L	L	L
L	H	H	H	L	L	L	L
H	L	L	L	L	L	L	L
H	L	L	H	L	L	L	L
H	L	H	L	L	L	L	L
H	L	H	H	L	L	L	L
H	H	L	L	L	L	L	L
H	H	L	H	L	L	L	L
H	H	H	L	L	L	L	L
H	H	H	H	L	L	L	L



DTS-03

WFG Block

WFG Block synthesizes wave form data by sine synthesis. The synthesis mode comes into the following 2 categories.

- Mode I: Wave form (PP, P.S. St. Bass, Tuba)
Data Synthesis that changes in terms of time.
- Mode II: Wave form (Tibia, Orchestra, Percus)
Data synthesis that does not change in terms of time.

Normally, formula-calculation of Mode I's wave form data synthesis is done, and that of Mode II's wave form data synthesis is performed when the next event occurs.

- i) New Key is depressed "ON".
- ii) When the Key is ON & Tablet or Controller etc. produces any changes.



MODE I

HCC Block outputs address signal (=WDAφ ~ 8) in order to read the desired data (=WBDPφ ~ 3, WBDMφ ~ 4: Sliding Formant data "SFD") out of WFG DATA ROM (: Sine Table, Fixed Formant, and Sliding Formant data are memorized) when Envelope Data (=EVDφ ~ 6) from both DBφ ~ 3 and ADSR Block is input.

WBDP and WBDM data are input to WFG-2 Block and temporarily stored in HCA-RAM Block as HCAP Mφ ~ M3, Pφ ~ P3.

HC-ROM Block outputs Harmonic coefficient data to WFG-1 after the upper address signal (=HCA5 ~ 9) coming from WFG-1 Block and lower address signal (=HCAφ ~ 4) coming from HCC are input.

WFG-2 multiplies "SFD" by "C" that is stored in HCA-RAM and also multiplies the resulting numerical value by Sine Wave Form Data which is read out of the Sine Table inside WFG DATA ROM by address signal (=WDAφ ~ 9) of WFG-1. The multiplied result (=WBDφ ~ 3) is output to WF-RAM Block of DTS-04 through WFG BUFFER RAM and WFG-2 (=W/ABCφ ~ 3).



MODE II

Formula-calculation of Mode II is carried out in the form of a cut-in as shown in the diagram above. And formula-calculation of Mode I is again performed after the formula-calculation of wave form data synthesis of Tibia system, Orchestra system and Percus are completed. The formula-calculation of Mode II goes through the following 3 steps (A), (B), (C).

(A): HCC Block outputs lower address signal (=HCAφ ~ 4) to HC-ROM Block. When upper address signal (=HCA5 ~ 9) is output to HC-ROM from WFG-1 Block, the desired high level wave coefficient (=HCDMφ ~ 3, HCDPφ ~ 3), which is desired for each tone color among the desired Harmonic coefficient (=HCDMφ ~ 3, HCDPφ ~ 3), which is desired for each tone among the data stored in HC-ROM is read out and output to WFG-2 Block.

the address signal (=WDAφ ~ 8) of HCC from WFG DATA ROM. But in the formula-calculation of Mode II, Fixed Formant Data (=WBD Mφ ~ 4, WBD Pφ ~ 3) is read out and sent to WFG-2.


WFG-2 multiplies these data by the data (data to set the multiplied result within a given level) on DBφ ~ 3 and the result is temporarily stored in HCA-RAM Block.

(B): After the completion of (A)'s formula-calculation, Harmonic coefficients of same order with each tone are added by using (A)'s result (: Data stored in HCA-RAM), and it is temporarily stored in HCA-RAM.


(C): After the completion of (B)'s formula-calculation, the address signal (=WDAφ ~ 9) is output from WFG-1 to WFG DATA ROM. Then, the Sine Wave Form Data (=WBDMφ ~ 4, WBDPφ ~ 3) is output from the Sine Table of WFG DATA ROM to WFG-2 and multiplied by the data (=HCA P Mφ ~ M3, Pφ ~ P3) being temporarily stored in HCA-RAM when (B)'s formula-calculation is completed. The result of this formula-calculation is output to WF-RAM of DTS-04 through WFG BUFFER RAM and WFG-2.

21. NR CIRCUITS
DTS-04 (1)


DTS-04(1)



*1: Not Use



*1 : Not Use



WF-RAM Block consists of 10 bits x 1024 Word and is capable of memorizing 32-point-wave form data with an amplitude of 10 bits. (This responds to the tone channel. Ex. Upper Orc. 8ch, Lower Orc. 7ch, Player Sound 8ch,... etc.)

Signal with 5 bits of WFA 5 ~ 9 addresses the Read or Write cycle to the kind. And 32-point-wave form is addressed by 5 bits of WFA ϕ ~ 4 coming from NR Block. (Output signal FI/x ϕ ~ 5 coming from FNG is dealt within NR in terms of formula-calculation and results in WFA ϕ ~ 4 that becomes a lower address for WF-RAM.)

WFWE signal is a control-signal to distinguish the condition of Read or Write of WF-RAM.

« Write Condition »

When wave form data (=W/ABC ϕ ~ 3) calculated in WFG is input to NR, the data is dealt in a serial (=10 bits). And if WFWE is "L", this data is temporarily stored in WF-RAM (=WFD ϕ ~ 9).

The Address signal at this time becomes the upper 5 bits (=WFA5 ~ 9) coming from WFG and the lower 5 bits (=WFA ϕ ~ 4) coming from NR.

« Read Condition »

Data (=WFD ϕ ~ 9), which is temporarily stored in WF-RAM, is read out and output to the ADDER Block as a data signal of WAM ϕ ~ 9 through NR when WFWE indicates "H". (FI/x ϕ ~ 5 signal is used to determine the address to read out the data of WFD ϕ ~ 9. Ref. DTS-02 FNG Block.)


The IP-ROM Block is used for interpolation. Address signal (=FI/x ϕ ~ 5), which is output from FNG, becomes WFA ϕ ~ 4.

Data, which is read out of WF-RAM, and another data by address +1 are dealt with in terms of formula-calculation in NR.



The result as a selecting signal (=WDEF ϕ ~ 9) of interpolation value is output to IP-ROM.

On the other hand, signal of FFL/x 1 ~ 5 from FNG is output to IP-ROM. This signal is used as data for the circuit to decrease digital noise of the wave form. And the signal indicates the phase value dividing between sample points of wave form data by 32 points.


Selecting signal (=WDEF ϕ ~ 9) of this phase value and interpolation value is used as the address of IP-ROM. The desired interpolation value is selected (=O₁ ~ O₈) and is output to the ADDER Block. This data is added to the said data of WAM ϕ ~ 9 and sent out to the next DAC & Filter circuit (DTS-05 or DTS-06) as data (=SD/x ~ 9) interpolated between samples.



MB8364
 8192x8 Bit MASK ROM
 EPROM TMS 2564: Compatible





MB62107C
 LSI for NR Circuit




x: A or B or C Series

μPD444C · MBM2114A-10L/15L
 4096 Bit Static CMOS RAM




MB74LS283
 4-Bit Binary Full Adder




INPUT				OUTPUT							
				C ₀ ="L"				C ₀ ="H"			
A ₁	B ₁	A ₂	B ₂	Σ ₁	Σ ₂	C ₂	Σ ₁	Σ ₂	C ₂		
L	L	L	L	L	L	L	H	L	L		
H	L	L	L	H	L	L	L	H	L		
L	H	L	L	H	L	L	L	H	L		
L	L	H	L	L	H	L	H	H	L		
H	L	H	L	H	H	L	L	L	H		
L	H	H	L	H	H	L	L	L	H		
H	H	H	L	L	L	H	H	L	H		
L	L	L	H	L	H	L	H	H	L		
H	L	L	H	H	H	L	L	L	H		
L	H	L	H	H	H	L	L	L	H		
H	H	L	H	L	L	H	H	L	H		
L	L	H	H	L	L	H	H	L	H		
H	L	H	H	H	L	H	L	H	H		
L	H	H	H	H	L	H	L	H	H		
H	H	H	H	L	H	H	H	H	H		

MB74LS157
 Quadruple 2-Line to
 1-Line Data Selector/
 Multiplexer




INPUT				OUTPUT
G	S	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

MB74LS86
 Quadruple 2-Input
 Exclusive-OR Gate




MB74LS32
 Quadruple 2-Input
 Positive-OR Gate




22 DAC & FILTER Circuits for Upper - Lower Tibia & Pedal
DTS-05 (2)

JM4558 DD
Dual OP-AMP




C40H174P
Hex D-Type Flip-Flop





INPUT	OUTPUT
0	0
1	1
0	1
1	0
0	0
1	1
0	1
1	0
0	0
1	1
0	1
1	0
0	0
1	1

MB84051 B
Single 8-Channel
Multiplexer/Demultiplexer
CD4051: PIN Compatible




MB84053 B
Triple 2-Channel
Multiplexer/Demultiplexer
CD4053: PIN Compatible




Keystone in case 8 voices are selected


Pattern Cut




1 NJM4558 DD
Dual OP-AMP



1 MB84053B
Triple 2-Channel
Multiplexer/Demultiplexer
CD4053: PIN Compatible




1 TC40H174P
Hex D-Type Flip-Flop



INPUT		OUTPUT	
CLOCK	Dn	CLEAR	Qn
L	L	H	L
L	H	H	H
H	L	L	L
H	H	H	H
L	L	L	L
L	H	H	H
H	L	L	L
H	H	H	H

Control	INPUT			ON Channel
	INHIBIT	C	A	
0	0	0	0	Z, Y, X
0	0	1	0	Z, Y, X
0	1	0	0	Z, Y, X
0	1	1	0	Z, Y, X
0	0	0	1	Z, Y, X
0	0	1	1	Z, Y, X
0	1	0	1	Z, Y, X
0	1	1	1	Z, Y, X
1	X	X	X	—

1 MB84051B
Single 8-Channel
Multiplexer/Demultiplexer
CD4051: PIN Compatible




Control	INPUT			ON Channel
	INHIBIT	C	A	
0	0	0	0	X8
0	0	1	0	X7
0	1	0	0	X6
0	1	1	0	X5
0	0	0	1	X4
0	0	1	1	X3
0	1	0	1	X2
0	1	1	1	X1
1	X	X	X	—


NOTE	DX500 Series	DX600 Series
*1 C81	100P	220P
*2 R101	680K	390K
*3 R99	220K	120K

*4 : DX600 Series ONLY
 Q1~Q21 : 2SC945
 Q23~Q29 : 2SA733
 Q30~Q33 : 2SA733
 Q34 : 2SB560
 Q35~Q36 : 2SK44D

1 NJM4558 DD
Dual OP-AMP




2 TC 40174 P
Hex D-Type Flip-Flop




INPUT		OUTPUT	
CLOCK	DATA	Q	Q-bar
0	0	0	1
0	1	1	0
1	0	0	0
1	1	1	1

3 MB 84051 B
Single 8-Channel
Multiplexer/Demultiplexer
CD4051: PIN Compatible



Control	INPUT			ON Channel
INHIBIT	C	B	A	
0	0	0	0	X0
0	0	0	1	X1
0	0	1	0	X2
0	0	1	1	X3
0	1	0	0	X4
0	1	0	1	X5
0	1	1	0	X6
0	1	1	1	X7
1	X	X	X	-


4 MB 84053 B
Triple 2-Channel
Multiplexer/Demultiplexer
CD4053: PIN Compatible






Control	INPUT			ON Channel
INHIBIT	C	B	A	
0	0	0	0	Z, Y, X,
0	0	0	1	Z, Y, X,
0	0	1	0	Z, Y, X,
0	0	1	1	Z, Y, X,
0	1	0	0	Z, Y, X,
0	1	0	1	Z, Y, X,
0	1	1	0	Z, Y, X,
0	1	1	1	Z, Y, X,
1	X	X	X	-

- *1: Not Use
- *2: Keynote in case 16' voices are selected
- *3: Keynote in case other voices than 16' ones are selected (connecting To Lower, To Pedal Button)

23. DAC & FILTER CIRCUITS FOR PLAYER SOUND
DTS-06 (1)






DTS-06(1)



AML/A₀~7 (: ADRS Data) from DTS-02 and SD/A₀~9 (: Synthesized wave form Data) from DTS-04 are input to Latch Block.
 These data signals carry out distribution into the next block by using the Latch Clock (=LCK2) from DTS-03 in order to select the desired tone among each series of tone.
 Signal SD/A₀~9 is transmitted from Digital Data to Analog Data in WAVE FORM DAC Block and is output to M. DAC Block. (This Analog Data is used as reference voltage to determine the level of ADRS's amplitude.)
 Digital signal AML/A₀~7 is transmitted to Analog Data in M. DAC Block as the function of WAVE FORM DAC. And the output-signal (musical tone wave form with ADRS) from this Block is sent to Selector 1 Block.
 On the other hand, the Signal (= i₃, i₄ : Upper, Pedal), which selects a Keyboard's Filter Block among the Upper, Lower and Pedal, is input to this Block.
 Musical tone wave forms coming from M. DAC are distributed by this signal each keyboard and sent to the next Block. The musical tone wave forms distributed into Upper and Lower are sent to Selector 2 Block, and if Pedal is selected, these wave forms are directly sent to the Filter Block without intervention of Selector 2 Block. To Selector 2 Block, as well as these musical tone wave forms, Signal of 3 bits (A signal that latches Data Signal of KD/A₁~3 coming from DTS-03 in LCK2) is input from Latch Block. The signal of the 3 bits this time distributes the musical tone wave forms coming from M. DAC on the Upper keyboard or Lower keyboard. And the signal functions to make the filter circuit available.

*1: Not Use

- Q₁~Q₂₆, Q₂₈ : 2SC945
- Q₂₉~Q₃₁ : 2SA733
- Q₃₃ : 2SB560
- Q₃₅ : 2SK44D




AML/A₀₋₇ (: ADNR Data) from DTS-02 and SD/A₀₋₉ (: Synthesized wave form Data) from DTS-04 are input to Latch Block.
 These data signals carry out distribution into the next block by using the Latch Clock (=LCK1) from DTS-03 in order to select the desired tone among each series of tone.
 Signal SD/A₀₋₉ is transmitted from Digital Data to Analog Data in WAVE FORM DAC Block and is output to M. DAC Block. (This Analog Data is used as reference voltage to determine the level of ADNR's amplitude.)
 Digital signal AML/A₀₋₇ is transmitted to Analog Data in M. DAC Block as the function of WAVE FORM DAC. And the output-signal (musical tone wave form with ADNR) from this Block is sent to Selector 1 Block.
 On the other hand, the Signal (=i₁, i₂, i₃: U, L, P), which selects a Keyboard's Filter Block among the Upper, Lower and Pedal, is input to this Block.
 Musical tone wave forms coming from M. DAC are distributed by this signal each keyboard and sent to the next Block. The musical tone wave forms distributed into Upper and Lower are sent to Selector 2 Block, and if Pedal is selected, these wave forms are directly sent to the Filter Block without intervention of Selector 2 Block. To Selector 2 Block, as well as these musical tone wave forms, Signal of 3 bits is input from Latch Block. The signal of the 3 bits this time distributes the musical tone wave forms coming from M. DAC on the Upper keyboard or Lower keyboard. And the signal functions to make the filter circuit available.

- *1 Nct Use
- Q₁ ~ Q₂₈ : 2SC945
 - Q₂₉ ~ Q₃₂ : 2SA733
 - Q₃₃ : 2SB560
 - Q₃₅ ~ Q₃₆ : 2SK44D


25. DAC & FILTER CIRCUITS FOR UPPER, LOWER ORCHESTRA
& ENSEMBLE BASS DTS-06 (4)

*1: Keynote in case STRING 16' is selected in registration.
*2: Keynote in case STRING 16' is not selected in registration.


TC 40174P
Hex D-Type Flip-Flop



NJM 4558 DD
Dual OP-AMP




MB 84053B
Triple 2-Channel
Multiplexer/Demultiplexer
CD4053: PIN Compatible







Control INPUT		ON Channel	
INHIBIT	C	A	B
0	0	0	X0
0	0	1	X1
0	1	0	X2
0	1	1	X3
1	0	0	X4
1	0	1	X5
1	1	0	X6
1	1	1	X7
X	X	X	X

MB 84051B
Single 8-Channel
Multiplexer/Demultiplexer
CD4051: PIN Compatible



Control INPUT		ON Channel	
INHIBIT	C	A	B
0	0	0	X0
0	0	1	X1
0	1	0	X2
0	1	1	X3
1	0	0	X4
1	0	1	X5
1	1	0	X6
1	1	1	X7
X	X	X	X





AML/Aφ ~ 7 (: ADSR Data) from DTS-02 and SD/Aφ ~ 9 (: Synthesized wave form Data) from DTS-04 are input to Latch Block. These data signals carry out distribution into the next block by using the Latch Clock (=LCK1) from DTS-03 in order to select the desired tone among each series of tone.

Signal SD/Aφ ~ 9 is transmitted from Digital Data to Analog Data in WAVE FORM DAC Block and is output to M. DAC Block. (This Analog Data is used as reference voltage to determine the level of ADSR's amplitude.)

Digital signal AML/Aφ ~ 7 is transmitted to Analog Data in M. DAC Block as the function of WAVE FORM DAC. And the output-signal (musical tone wave form with ADSR) from this Block is sent to Selector 1 Block.

On the other hand, the Signal (=i₁, i₂, i₃ : U, L, P), which selects a Keyboard's Filter Block among the Upper, Lower and Pedal, is input to this Block.


Musical tone wave forms coming from M. DAC are distributed by this signal each keyboard and sent to the next Block. The musical tone wave forms distributed into Upper and Lower are sent to Selector 2 Block, and if Pedal is selected, these wave forms are directly sent to the Filter Block without intervention of Selector 2 Block. To Selector 2 Block, as well as these musical tone wave forms, Signal of 3 bits (A signal that latches Data Signal of KD/A 1 ~ 3 coming from DTS-03 in LCK1) is input from Latch Block. The signal of the 3 bits this time distributes the musical tone wave forms coming from M. DAC on the Upper keyboard or Lower keyboard. And the signal functions to make the filter circuit available.

NOTE	DX500 Series	DX600 Series	DX700 · DX1700 · DX800 · DX1800 Series
*1	R76	100K	100K
*2	R77	330K	330K
*3	R78	68K	82K


*4 : DX500 Series ONLY

Q₁ ~ Q₂₈ : 2SC945
 Q₂₉ ~ Q₃₂ : 2SA733
 Q₃₃ : 2S8560
 Q₃₅ · Q₃₆ : 2SK440


26. MOTHER BOARD
MB-03 (1)




MB-03



27. POWER SUPPLY CIRCUITS < PS-32 >





PS - 32

Item	*1 (C16)	*2 (C16)	*3 (C17)	*4 (C16)	*5	*6	*7 (J22)	*8 (J23)	*9 (J22)
Market	Capacitor	Capacitor	Capacitor	Capacitor	Fuse Holder	Fuse	Jumper Line	Jumper Line	Jumper Line
Europe	223/400V (oil)	Not Use	MP 109/250V	Not Use	S-N5053	T-1A	Use	Use	Not Use
Japan	Not Use	223/600V	Not Use	Not Use	TF-01	1.5A	Not Use	Not Use	Not Use
Canada, U.S.A	Not Use	Not Use	Not Use	223/25V	TF-01	1.5A	Not Use	Not Use	Not Use
110V/220V	Not Use	223/600V	Not Use	Not Use	TF-01	1.5A	Not Use	Not Use	Use